Parallelization and Performance Analysis of Reversible Circuit Synthesis

dc.contributor.author Susam, Ömercan
dc.contributor.author Arslan, Şuayb Şefik
dc.contributor.other 02.02. Department of Computer Engineering
dc.contributor.other 02. Faculty of Engineering
dc.contributor.other 01. MEF University
dc.date.accessioned 2019-03-20T13:32:39Z
dc.date.available 2019-03-20T13:32:39Z
dc.date.issued 2018
dc.description.WoSDocumentType Proceedings Paper
dc.description.WoSIndexDate 2018
dc.description.abstract Rising popularity of quantum computers in the last decade resulted in increased interest paid to reversible circuitsynthesis process. In this work, a popular essential function-based synthesis algorithm known in the literature is parallelized using openMP library. Contrary to conventional way, essential functions are synthesized when needed without keeping a table-lookup library. When the reversible circuit is synthesized in parallel using a double core processor (4 active threads with hyperthearding technology), around 2.6 speed-up is demonstrated relative tothe performance of serial synthesis work. Comparison between serial and parallel synthesis by using common benchmark circuits demonstrated that the performance of the proposed parallel synthesis is always better in the overall operation work load.
dc.description.abstract Kuantum bilgisayarların son on yılda yükselen popülerliği tersinir devre sentezine verilen ilginin de artması ile sonuçlanmıştır. Bu çalı¸smada, literatürde popüler olarak bilinen temel fonksiyonlara dayalı bir sentezleme algoritmasının paralelleştirilmesini gerçekleştirdik. Klasik yöntemlerin tersine, temel fonksiyonları bir kütüphanede toplamadan ihtiyaç duyulan durumlarda openMP kütüphanesi kullanarak paralel olarak sentezledik. Tersinir devreler iki çekirdekli i¸slemcide (hyperthearding ile 4 aktif dizinli) paralel olarak sentezlendiğinde, serisentezleme performansına göre 2.6 kata varan hızlanmalar elde edilebileceği gösterilmiştir. Literatürde bilinen sentezlenmelerin paralel ve seri olarak karşılaştırmalı kıyaslaması sonucu paralel sentezlemenin etraflıca operasyon iş yüklerinde daha hızlı olduğu gözlenmiştir.
dc.identifier.citation Susam, O., & Arslan, S.S., (May 2-5, 2018). 2018 26th Signal Processing and Communications Applications Conference (SIU). Parallelization and performance analysis of reversible circuit synthesis. Izmir, Turkey. 1-4.
dc.identifier.doi 10.1109/SIU.2018.8404481
dc.identifier.scopus 2-s2.0-85050804163
dc.identifier.uri https://hdl.handle.net/20.500.11779/1027
dc.identifier.uri https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8404854
dc.language.iso tr
dc.publisher IEEE
dc.publisher 26th IEEE Signal Processing and Communications Applications Conference, SIU 2018
dc.relation.ispartof 26. IEEE sinyal işleme ve iletişim uygulamaları kurultayı
dc.rights info:eu-repo/semantics/closedAccess
dc.subject Paralel hesaplama
dc.subject Reversible circuits
dc.subject Parallel computation
dc.subject Elektronik tasarım otomasyonu
dc.subject Electronic design automation
dc.subject Tersinir devreler
dc.title Parallelization and Performance Analysis of Reversible Circuit Synthesis
dc.title.alternative Tersinir devre sentezinin paralelleştirilmesi ve performans analizi
dc.type Conference Object
dspace.entity.type Publication
gdc.author.id Şuayb Şefik Arslan / 0000-0003-3779-0731
gdc.author.id Şuayb Şefik Arslan / K-2883-2015
gdc.author.institutional Arslan, Şuayb Şefik
gdc.author.institutional Arslan, Şefik Şuayb
gdc.bip.impulseclass C5
gdc.bip.influenceclass C5
gdc.bip.popularityclass C5
gdc.coar.access metadata only access
gdc.coar.type text::conference output
gdc.description.department Mühendislik Fakültesi, Bilgisayar Mühendisliği Bölümü
gdc.description.endpage 4
gdc.description.publicationcategory Konferans Öğesi - Uluslararası - Kurum Öğretim Elemanı
gdc.description.startpage 1
gdc.description.woscitationindex Conference Proceedings Citation Index - Science
gdc.identifier.wos WOS:000511448500334
gdc.oaire.diamondjournal false
gdc.oaire.impulse 0.0
gdc.oaire.influence 2.5942106E-9
gdc.oaire.isgreen false
gdc.oaire.popularity 1.2571248E-9
gdc.oaire.publicfunded false
gdc.oaire.sciencefields 0202 electrical engineering, electronic engineering, information engineering
gdc.oaire.sciencefields 02 engineering and technology
gdc.openalex.fwci 0.0
gdc.opencitations.count 0
gdc.plumx.mendeley 1
gdc.plumx.scopuscites 0
gdc.publishedmonth Mayıs
gdc.scopus.citedcount 0
gdc.wos.citedcount 0
gdc.wos.publishedmonth Mayıs
gdc.wos.yokperiod YÖK - 2017-18
relation.isAuthorOfPublication 37152966-5384-4fd7-a0dc-34d1dd8bdc7f
relation.isAuthorOfPublication.latestForDiscovery 37152966-5384-4fd7-a0dc-34d1dd8bdc7f
relation.isOrgUnitOfPublication 05ffa8cd-2a88-4676-8d3b-fc30eba0b7f3
relation.isOrgUnitOfPublication 0d54cd31-4133-46d5-b5cc-280b2c077ac3
relation.isOrgUnitOfPublication a6e60d5c-b0c7-474a-b49b-284dc710c078
relation.isOrgUnitOfPublication.latestForDiscovery 05ffa8cd-2a88-4676-8d3b-fc30eba0b7f3

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
paper1.pdf
Size:
435.45 KB
Format:
Adobe Portable Document Format
Description:
Yayıncı Sürümü - Proceedings Paper

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.5 KB
Format:
Item-specific license agreed upon to submission
Description: